

Reg.	No:		
SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR			
	М.	Tech I Year I Semester (R16) Regular Examinations January 2017	
		(Common to ES & VLSI) (For Studente admitted in 2016 anhv)	
Time [,]	د hou	re (FOI Students admitted in 2016 only) Max Marks:	60
rine. c	mou	(Answer all Five Units 5 X 12 =60 Marks)	00
		UNIT-I	
Q.1	a.	Explain about the Structure of NMOS transistor	7M
	b.	Compare NMOS and CMOS technology.	5M
		OR CALL AND	
Q.2		Determine the Pull-up and Pull-down ratio of for NMOS inverter	1014
• •	_		
Q.3	а.	what are layout design rules? Explain the layer representations and	01/1
	h	Discuss the wiring capacitances	
	υ.	OR	+111
Q.4	a.	Explain in detail about switch Logic and Alternative Logic.	6M
	b.	Briefly explain about Low Power Gates.	6M
		UNIT-III	
Q.5	a.	Explain briefly about power optimization of combinational logic	
		network.	6M
	b.	Explain various simulators used for combinational logic?	6M
		OR	
Q.6	a.	Briefly explain the block diagram of phase locked loop for clock	
		generation.	6M
	b.	Explain different simulators involved in validation process.	6M
		UNIT-IV	
Q.7		Explain Packages, I/O architectures and Pad design concepts in off	
		chip. 1	2M
• •		OR	
Q.8	a.	Explain and compare ASAP and ASLP in data flow graphs	7M
	D.		SIVI
0.0	•	UNIT-V	714
Q.9	a. h	Explain about logic synthesis.	7 IVI 5 M
	υ.		
0 10	а	Explain about technology dependent logic optimization	81/1
S. 10	b.	Explain about global routing in layout synthesis.	4M
		· · · · · · · · · · · · · · · · · · ·	

*** END ***